528 Rec'd PCT/PTO 03 JAN 2001

,U.S. APPLICATION NO (1f known, s	00 37 CFR 1 5) Q 5 Z PC	ernational application no CT/JP99/03664		232.001	JMBER	
17. The following fe	es are submitted:			CALCULATIONS	PTO USE ONLY	
BASIC NATIONAL F Neither internation nor international s and International prelicus process of the second prelicus process of the second prelicus process of the second prelicus prelic						
	ENTER APP	ROPRIATE BASIC	FEE AMOUNT =	\$ 860.00		
Surcharge of \$130.00 for months from the earlies		r declaration later than (37 CFR 1.492(e)).	20 🔲 30	\$ 0.00		
Total claims	13 - 20 =	0	X \$18.00	\$ 0.00		
Independent claims	3-3=	0	X \$80.00	\$ 0.00		
	MULTIPLE DEPENDENT CLAIM(S) (if applicable) + \$270.00					
TOTAL OF ABOVE CALCULATIONS =				\$ 860.00		
Reduction of ½ for filing by small entity, if applicable. A Small Entity Statement must also be filed (Note 37 CFR 1.9,1.27, 1.28).			\$ 0.00			
SUBTOTAL =			\$ 860.00			
Processing fee of \$130.		nglish translation later than (37 CFR 1.492(f)).	20 30 +	\$ 0.00		
		TOTAL N	ATIONAL FEE =	\$ 860.00		
		CFR 1.21(h)). The assignman CFR 3.28, 3.31). \$40.00		\$ 40.00		
E : 1904;		TOTAL FEE	S ENCLOSED =	\$ 900.00		
				Amount to be: Refunded	\$	
				Charged		
 a. A check in the amount of \$ 900.00 to cover the above fees is enclosed. b. Please charge my Deposit Account No. 50-1170 in the amount of \$ to cover the above fees. A duplicate copy of this sheet is enclosed. c. E The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 50-1170. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a)) 						
or (b)) must be filed and granted to restore the application to pending status.						
SEND ALL CORRESPONDENCE TO				· / - ` -		
BOYLE FREDRICKSON NEWHOLM STEIN & GRATZ S.C SIGNATURE: 250 East Wisconsin Avenue, Suite 1030 James F. Boyle					·	
Milwaukee, WI 53202-4232 NAME					 	
Telephone (414) 225-9755 33,653				January 3, 20	001	
Facsimile (414) 225-9753		R	EGISTRATION NUMBER	DATE		

09/720953 528 Rec'd PCT/PTO 03 JAN 2001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Tsukada, et al. Atty.

Docket No. 232.001

Serial No.:

(unassigned)

Group:

(unassigned)

Filing Date:

Examiner:

(unassigned)

Title: Printed Circuit Board and Method of Manufacturing Same

Priority:

PCT/JP99/03664; Filed July 7, 1999

PRELIMINARY AMENDMENT

DO/EO/US

Director of the U.S. Patent and Trademark Office

Washington, DC 20231

Dear Sir:

This Preliminary Amendment is directed to a new U.S. application as identified above.

Please enter this preliminary amendment prior to calculating the fees.

IN THE SPECIFICATION:

Page 1, line 1, delete "SPECIFICATION";

line 5, delete "TECHNICAL FIELD" and insert therefor --BACKGROUND OF THE INVENTION--; and line 12, delete "BACKGROUND ART".

Page 7, line 5, delete "BEST MODE FOR CARRYING OUT" and insert therefor --DETAILED DESCRIPTION OF--.

IN THE CLAIMS (As Amended to Incorporate the Article 34 Amendments):

Please amend claims 1-8, as follows:

1. (Amended) A method for manufacturing a printed circuit board [characterized by] comprising the steps of:

coating a lower surface and an upper surface of an insulative substrate respectively with a lower surface metal foil and an upper surface metal foil, the thickness of which is less than that of the lower surface metal foil;

forming an opening in the upper surface metal foil at a location corresponding to a blind via hole formation portion of the insulative substrate;

forming a blind via hole, the bottom of which is the lower surface metal foil, by emitting a laser against the blind via hole formation portion through the opening;

applying a conductor to the blind via hole; and

forming an upper surface pattern and a lower surface pattern by respectively etching the upper surface metal foil and the lower surface metal foil.

2. (Amended) A method for manufacturing a printed circuit board [characterized by] comprising the steps of:

coating a lower surface and an upper surface of an insulative substrate respectively with a lower surface metal foil and an upper surface metal foil, the thickness of which is less than that of the lower surface metal foil;

forming an upper surface pattern and a lower surface pattern by respectively etching the upper surface metal foil and the lower surface metal foil, wherein the upper surface pattern has an opening exposing the upper surface of the insulative substrate at a location corresponding to a

Page 3

blind via hole formation portion, and the lower surface pattern covers the lower surface of the insulative substrate at a location corresponding to the blind via hole formation portion;

forming a blind via hole, the bottom of which is the lower surface pattern, by emitting a laser against the insulative substrate through the opening; and applying a conductor to the blind via hole.

- 3. (Amended) The printed circuit board manufacturing method according to claim 1 [or 2], [characterized in that] wherein the upper surface and lower surface metal foil coating step includes a step of coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for etching the upper surface metal foil.
- 4. (Amended) The printed circuit board manufacturing method according to claim 1 [or 2], [characterized in that] wherein the upper surface and lower surface metal foil coating step includes a step for coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for further coating the lower surface metal foil with a metal plating film.
- 5. (Amended) The printed circuit board manufacturing method according to claim 1 [or 2], [characterized in that] wherein the upper surface and lower surface metal foil coating step includes a step for coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for

performing a sandblast treatment to the upper surface metal foil so that the thickness of the upper surface metal foil becomes less that of the lower surface metal foil.

- 6. (Amended) The printed circuit board manufacturing method according to claim 1 [or 2], [characterized in that] wherein the thickness of the upper surface pattern is 2 to 12 μm.
- 7. (Amended) The printed circuit board manufacturing method according to claim 1 [or
 2], [characterized in that] wherein the thickness of the lower surface pattern is 15 to 25μm.
- 8. (Amended) A printed circuit board [characterized by] <u>comprising</u>: an insulative substrate;

an upper surface pattern and a lower surface pattern provided, respectively, on an upper surface and a lower surface of the insulative substrate; and

a blind via hole for electrically connecting the upper surface pattern and the lower surface pattern, wherein an upper portion of the blind via hole is opened and a bottom of the blind via hole is covered by the lower surface pattern, the thickness of the upper surface pattern being less than that of the lower surface pattern.

Please add claims 9-13, as follows:

9. (New) The printed circuit board manufacturing method according to claim 2, wherein the upper surface and lower surface metal foil coating step includes a step of coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for etching the upper surface metal foil.

Page 5

- (New) The printed circuit board manufacturing method according to claim 2, wherein the 10. upper surface and lower surface metal foil coating step includes a step for coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for further coating the lower surface metal foil with a metal plating film.
- 11. (New) The printed circuit board manufacturing method according to claim 2, wherein the upper surface and lower surface metal foil coating step includes a step for coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for performing a sandblast treatment to the upper surface metal foil so that the thickness of the upper surface metal foil becomes less that of the lower surface metal foil.
- (New) The printed circuit board manufacturing method according to claim 2, wherein the 12. thickness of the upper surface pattern is 2 to 12µm.
- 13. (New) The printed circuit board manufacturing method according to claim 2, wherein the thickness of the lower surface pattern is 15 to 25 µm.

IN THE DRAWINGS:

Amend Figs. 4(a), 4(b) and 4(x) to include the legend -(Prior Art)--, as indicated in red on the attached copies of Figs. 4(a), 4(b) and 4(x).

REMARKS

Claims 1-13 are active in the present application. This application has been amended to insert headings in the specification, to eliminate the multiple dependencies in the claims, to incorporate Article 34 Amendments from the corresponding PCT application and to amend the Figs. 4(a), 4(b) and 4(x). Entry of the amendments and early consideration and allowance are respectfully requested.

Respectfully submitted,

James F. Boyle

Registration No. 33,653

Dated: January 3, 2001

BOYLE FREDRICKSON NEWHOLM STEIN & GRATZ S.C. 250 Plaza, Suite 1030 150 East Wisconsin Avenue Milwaukee, WI 53202 Telephone: (414) 225-9755

Facsimile: (414) 225-9753

528 Rec'd PCT/PTO 03 JAN 2001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Tsukada, et al.

Atty.

Docket No. 232.001

Serial No.:

(unassigned)

Group:

(unassigned)

Filing Date:

Examiner:

(unassigned)

Title: Printed Circuit Board and Method of Manufacturing Same

Priority:

PCT/JP99/03664; Filed July 7, 1999

REOUEST TO APPROVE DRAWING CHANGE

Director of the U.S. Patent and Trademark Office Washington, D.C. 20231

Sir:

Applicant submits herewith one sheet of drawings with red ink markings showing the proposed changes to Figs. 4(a), 4(b) and 4(s) for which the approval of the Examiner is requested. The drawing is amended to include the legend "Prior Art" as discussed at page 5 of the Preliminary Amendment filed herewith. Upon the Examiner's approval and allowance of this application, applicant will submit formal drawings incorporating the proposed changes.

Respectfully submitted


James F. Boyle

Registration No. 33,653

Dated: January 3, 2001
BOYLE FREDRICKSON NEWHOLM
STEIN & GRATZ S.C.
250 Plaza, Suite 1030
250 East Wisconsin Avenue
Milwaukee, WI 53202
Telephone: (414) 225-9755

Telephone: (414) 225-9755 Facsimile: (414) 225-9753

{00001441.DOC /}



SPECIFICATION

PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURING SAME

TECHNICAL FIELD

5

10

15

20

25

30

The present invention relates to a printed circuit board and a method of manufacturing same, and more particularly, to the formation of a pattern and the formation of a blind via hole on a printed circuit board.

BACKGROUND ART

In the prior art, a printed circuit board includes an insulative substrate having an upper surface on which an upper surface pattern is formed and a lower surface on which a lower surface pattern is formed, and blind via holes for electrically connecting the upper and lower surface Due to the recent trend of greater integration, a patterns. blind via hole is formed by a laser so that it has a microscopic diameter.

To form a blind via hole with a laser, as shown in Fig. 4(a), an upper surface and a lower surface of an insulative substrate 95 are respectively coated by upper surface and lower surface metal foils 921, 922. An opening 920 is formed in the upper surface metal foil 921 in correspondence with a blind via hole formation portion 935, and a laser 94 is emitted toward the opening 920. The laser 94 forms an opening in the insulative substrate 95 at a position corresponding to the blind via hole formation portion 935 and forms a blind via hole 93 that extends to the lower

surface metal foil 922. As shown in Fig. 4(b), after the formation of the blind via hole 93 is completed, chemical plating or electroplating is performed to form a metal plating film 923 on the wall of the blind via hole 93.

5

However, since the metal foil is thick in the conventional printed circuit board, etching must be performed under severe conditions, and etching takes time. Thus, the formation of the upper surface pattern through etching is difficult. This decreases work efficiency.

10

Accordingly, the thickness of the metal foil may be reduced. However, in this case, as shown in Fig. 4(x), the thickness of the lower surface metal foil 922 is reduced, the laser 94 may inflict damage 929 on the lower surface metal foil 922.

20

15

It is an object of the present invention to provide a printed circuit board and method of manufacturing same that facilitate the formation of the upper surface pattern and prevent a laser from damaging the lower metal foil when forming blind via holes.

SUMMARY OF THE INVENTION

25

A first embodiment according to the present invention proposes a method for manufacturing a printed circuit board. The method includes the steps of coating a lower surface and an upper surface of an insulative substrate, respectively, with a lower surface metal foil and an upper surface metal foil, the thickness of which is less than that of the lower surface metal foil, forming an opening in the upper surface

30

metal foil at a portion corresponding to a blind via hole formation portion of the insulative substrate, forming a blind via hole, the bottom of which is the lower surface metal foil, by emitting a laser against the blind via hole formation portion through the opening, applying a conductor to the blind via hole, and forming an upper surface pattern and a lower surface pattern by respectively etching the upper surface metal foil and the lower surface metal foil.

10

5

The thickness of the upper surface metal foil is less than the thickness of the lower surface metal foil. This facilitates etching of the upper surface pattern, and the thickness of the lower surface metal foil is such that the lower surface metal foil is prevented from being damaged by the emission of a laser during formation of the blind via hole. Accordingly, the upper pattern is easily formed through etching, damage to the lower surface pattern due to the laser emission is prevented, and a conductor is applied to the blind yia hole in a satisfactory state.

20

25

15

When making the upper surface metal foil thinner than the lower surface metal foil, after both surfaces of the insulative substrate are respectively coated with an upper surface metal foil and a lower surface metal foil that have the same thickness, it is preferred that etching be performed on the upper surface metal foil to remove part of the upper surface metal foil. In this manner, by performing etching in a single step, the formation of the thin upper surface metal foil is facilitated.

30

Alternatively, when making the upper surface metal foil thinner than the lower surface metal foil, after both

surfaces of the insulative substrate are respectively coated with an upper surface metal foil and a lower surface metal foil that have the same thickness, a metal plating film may further be applied to the surface of the lower metal foil.

5

It is preferred that the thickness of the upper surface pattern be 2 to 12 μ m. When thinner than 2 μ m, the strength of the upper pattern may be insufficient. When thicker than 12 μ m, etching may be difficult during the formation of the upper surface pattern.

10

It is preferred that the thickness of the lower surface pattern be 15 to $25\mu m$. When thinner than $15\mu m$, the lower surface pattern, which defines the bottom of the blind via hole, may be damaged by the laser emission. Further, there is no benefit to making the thickness greater than $25\mu m$.

15

20

To apply a conductor to the via hole, for example, chemical plating and electroplating may be performed to form a metal plating film on the wall of the via hole or the interior of the via hole may be filled with a conductive material, such as solder. However, other methods may be employed to apply a conductor.

25

A resin material, such as epoxy, polyimide, and bismaleimidetriazine, or a filler-containing multiple resin substrate made of these resin materials in addition to glass cloth and glass filler may be used as the insulative substrate.

30

The upper surface metal foil and the lower surface metal foil may, for example, both be made of copper foil,

5

10

15

20

25

30

although other materials may be used.

In the above manufacturing method, the upper surface pattern and the lower surface pattern are formed after applying a conductor to the blind via hole. However, the upper surface pattern and the lower surface pattern may be formed before forming the blind via hole.

That is, in a second embodiment according to the present invention, a method for manufacturing a printed circuit board includes the steps of coating a lower surface and an upper surface of an insulative substrate respectively with a lower surface metal foil and an upper surface metal foil the thickness of which is less than that of the lower surface metal foil and forming an upper surface pattern and a lower surface pattern by respectively etching the upper surface metal foil and the lower surface metal foil. upper surface pattern has an opening exposing the upper surface of the insulative substrate at a portion corresponding to a blind via hole formation portion. lower surface pattern covers the lower surface of the insulative substrate at a portion corresponding to the blind The method further includes the via hole formation portion. steps of forming a blind via hole, the bottom of which is the lower surface pattern, by emitting a laser against the insulative substrate through the opening, and applying a conductor to the blind via hole.

The manufacturing method of the second embodiment obtains the same effects as the manufacturing method of the first aspect. The details are the same as the manufacturing method of the first embodiment.

25

30

5

10

A third embodiment provides a printed circuit board obtained through the manufacturing method of the first or second embodiments. The printed circuit board includes an insulative substrate, an upper surface pattern and a lower surface pattern provided, respectively, on an upper surface and a lower surface of the insulative substrate, and a blind via hole for electrically connecting the upper surface pattern and the lower surface pattern. An upper portion of the blind via hole is opened and a bottom of the blind via hole is covered by the lower surface pattern. The thickness of the upper surface pattern is less than that of the lower surface pattern.

The upper surface pattern is thinner than the lower surface pattern. Thus, when manufacturing the printed circuit board, etching for forming the upper surface pattern is facilitated. Further, the lower surface pattern, which defines the bottom of the blind via hole, is not damaged by the laser emission, and the blind via hole is formed in a satisfactory state.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic cross-sectional view showing a printed circuit board according to an embodiment of the present invention;

Fig. 2 is a schematic cross-sectional view showing a printed circuit board according to an embodiment of the present invention;

Figs. 3(a) to 3(i) are explanatory diagrams illustrating a method for manufacturing a printed circuit board according to an embodiment of the present invention;

and

Fig. 4 is an explanatory view showing a method for manufacturing prior examples of printed circuit boards.

BEST MODE FOR CARRYING OUT THE INVENTION

A printed circuit board according to an embodiment of the present invention will now be described with reference to Figs. 1 to 4.

10

5

As shown in Figs. 1 and 2, a printed circuit board 4 includes an insulative substrate 5, an upper surface pattern 21 formed on the upper surface of the insulative substrate 5, a lower surface pattern 22 formed on the lower surface of the insulative substrate 5, and blind via holes 3 electrically connecting the upper surface pattern 21 and the lower surface pattern 22. The upper portions of the blind via holes 3 are opened, and the lower portions of the blind via holes 3 are covered by the lower surface pattern 22.

20

15

As shown in Fig. 1, the thickness t of the upper surface pattern 21 is less than the thickness T of the lower surface pattern 22. The difference between the thickness T of the lower surface pattern 22 and the thickness t of the upper surface pattern 21 is substantially the same as the thickness of the plating applied to the blind via holes and is about 3 to 10µm.

30

25

The surfaces of the upper surface pattern 21 and the lower surface pattern 22 and the walls of the blind via holes 3 are coated by a metal plating film 23. of the insulative substrate 5, including the interiors of the blind via holes 3, is coated with a solder resist 55. Connection balls 61, which are connected to an electronic component 71, are adhered to the upper surface pattern 21 via a metal plating film 231. Further, solder balls 6, which are used to arrange the printed circuit board 4 on an external substrate, are adhered to the lower surface pattern 22 via a metal plating film 231.

5

10

25

30

A method for manufacturing the printed circuit board will now be described.

Referring to Fig. 3(a), a glass epoxy substrate, which is used as the insulative substrate 5, is first prepared. Then, the upper and lower surfaces of the insulative substrate 5 are respectively coated by an upper surface metal foil 210 and a lower surface metal foil 220. thickness t of the upper surface metal foil 210 is less than the thickness T of the lower surface metal foil 220. preferred that the coating of the upper surface metal foil 210 and the lower surface metal foil 220 be substances having thicknesses t and T, respectively. As an alternative example, a surface treatment, such as sandblasting, may be performed to adjust the thickness of the upper surface metal foil so that the thickness t of the upper surface metal foil 210 becomes less than the thickness T of the lower surface metal foil 220. Further, upper surface and lower surface metal foils having the same thickness may be respectively applied to the upper surface and lower surface of the insulative substrate 5, and the upper surface metal foil may be etched until it is reduced to the thickness t to form the upper surface metal foil 210. The upper surface metal foil 210 and the lower surface metal foil 220 are preferably

5

10

15

20

25

30

copper foils.

Then, as shown in Fig. 3(b), a portion of the upper surface metal foil 210 corresponding to a blind via hole formation portion 35 of the insulative substrate 5 is etched to form an opening 213.

Then, a laser 8 is emitted against the surface of the surface of the insulative substrate 5 exposed by the opening 213, or the blind via hole formation portion 35. This forms the blind via hole 3, the bottom of which is the lower surface metal foil 220, as shown in Fig. 3(c).

Then, with reference to Fig. 3(d), a chemical copper plating and an electric copper plating are applied to the wall of the blind via hole 3 to form the metal plating film 23. The surfaces of the upper surface metal foil 210 and the lower surface metal foil 220 are also coated by the metal plating, film 23.

Then, with reference to Fig. 3(e), the upper surface metal foil 210 and the lower surface metal foil 220 are etched to form the upper surface pattern 21 and the lower surface pattern 22.

Then, with reference to Fig. 3(f), the solder resist 55 is applied to the upper surface and lower surface of the insulative substrate 5. The solder resist 55 is applied so that a connection ball adhering portion 211 of the upper surface pattern 21 and a solder ball adhering portion 221 of the lower surface pattern 22 are exposed.

Then, as shown in Fig. 3(g), a metal plating film 231, which is formed from nickel and gold, is applied to the connection ball adhering portion 211 of the upper surface pattern 21 and the solder ball adhering portion 221 of the lower surface pattern 22.

5

10

15

20

25

30

Then, as shown in Fig. 3(h), the electronic component 71 is adhered to the connection ball adhering portion 211 of the upper surface pattern 21 by the connection ball 61, which is formed from solder.

Then, as shown in Fig. 3(i), under filling is performed using a filling material 59, such as an epoxy resin.

The printed circuit board 4 of Figs. 1 and 2 is manufactured as described above.

The operation and advantages of the present embodiment will now be discussed.

In the printed circuit board manufacturing method according to the present embodiment, the thickness t of the upper surface metal foil 210 is less than the thickness T of the lower surface metal foil 220. Thus, with reference to Fig. 3(e), this facilitates etching when etching the thin upper surface metal foil 210 to form the upper surface pattern 21. Further, as shown in Fig. 3(b), the thick lower surface metal foil 220 is not damaged by the emission of the laser 8 during formation of the blind via hole.

Accordingly, the manufacturing method of the present embodiment enables the upper surface pattern 21 to be easily

5

formed through etching. Further, the lower surface pattern 22, which is the bottom of the blind via hole, is prevented from being damaged by the laser emission during formation of the blind via hole, and a conductor is applied to the blind via hole 3 in a satisfactory state.

CLAIMS:

A method for manufacturing a printed circuit board characterized by the steps of:

coating a lower surface and an upper surface of an insulative substrate respectively with a lower surface metal foil and a lower surface metal foil, the thickness of which is less than that of the lower surface metal foil;

forming an opening in the upper surface metal foil at a location corresponding to a blind via hole formation portion of the insulative substrate;

forming a blind via hole, the bottom of which is the lower surface metal foil, by emitting a laser against the blind via hole formation portion through the opening;

applying a conductor to the blind via hole; and forming an upper surface pattern and a lower surface pattern by respectively etching the upper surface metal foil and the lower surface metal foil.

2. A method for manufacturing a printed circuit board characterized by the steps of:

coating a lower surface and an upper surface of an insulative substrate respectively with a lower surface metal foil and an upper surface metal foil, the thickness of which is less than that of the lower surface metal foil;

forming an upper surface pattern and a lower surface pattern by respectively etching the upper surface metal foil and the lower surface metal foil, wherein the upper surface pattern has an opening exposing the upper surface of the insulative substrate at a location corresponding to a blind via hole formation portion, and the lower surface pattern covers the lower surface of the insulative substrate at a

20

25

5

10

30

location corresponding to the blind via hole formation portion;

M.

forming a blind via hole, the bottom of which is the lower surface pattern, by emitting a laser against the insulative substrate through the opening; and applying a conductor to the blind via hole.

- 3. The printed circuit board manufacturing method according to claim 1 or 2, characterized in that the upper surface and lower surface metal foil coating step includes a step of coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for etching the upper surface metal foil.
- 4. The printed circuit board manufacturing method according to claim 1 or 2, characterized in that the upper surface and lower surface metal foil coating step includes a step for coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for further coating the lower surface metal foil with a metal plating film.
- 5. The printed circuit board manufacturing method according to claim 1 or 2, characterized in that the upper surface and lower surface metal foil coating step includes a step for coating the upper surface and the lower surface, respectively, with an upper surface metal foil and a lower surface metal foil that have the same thickness, and a step for performing a sandblast treatment to the upper surface metal foil so that the thickness of the upper surface metal

foil becomes less that of the lower surface metal foil.

- 6. The printed circuit board manufacturing method according to claim 1 or 2, characterized in that the thickness of the upper surface pattern is 2 to $12\mu m$.
- 7. The printed circuit board manufacturing method according to claim 1 or 2, characterized in that the thickness of the lower surface pattern is 15 to $25\mu m$.
 - 8. A printed circuit board characterized by: an insulative substrate;

an upper surface pattern and a lower surface pattern provided, respectively, on an upper surface and a lower surface of the insulative substrate; and

a blind via hole for electrically connecting the upper surface pattern and the lower surface pattern, wherein an upper portion of the blind via hole is opened and a bottom of the blind via hole is covered by the lower surface pattern, the thickness of the upper surface pattern being less than that of the lower surface pattern.

10

13

5

15

5

10


1.5


20

ABSTRACT


A printed circuit board and a method for manufacturing the same that facilitates the formation of an upper surface pattern and prevents a lower surface metal foil from being damaged when forming a blind via hole with a laser is provided. A lower surface and an upper surface of an insulative substrate (5) are respectively coated with a lower surface metal foil (220) and an upper surface metal foil (210), the thickness of which is less than that of the lower surface metal foil (220). Next, an opening (213) is formed in the upper surface metal foil at a location corresponding to a blind via hole formation portion (35) of the insulative substrate. A blind via hole (3), the bottom of which is the lower surface metal foil, is formed by emitting a laser (8) against the blind via hole formation portion (35) through the opening (213). Then, a metal plating film (23) is applied to the wall of the blind via hole (3), and, an upper surface pattern (21) and a lower surface pattern (22) are formed through etching.


Fig. 1







: :









929

09/

DECLARATION FOR PATENT APPLICATION

As a below named inventor,	•					
•		•			inal, first and sole inventor (if only	
					is claimed and for which a patent is	
sought on the invention enti	itled PRINIED CIRO	UIT BOARD AND MEIHOD	OF MANUFAC	TURING SAME	, which is described and claimed	
🖸 the at	ttached specification.		•			
☐ the sp	pecification in applicati		filed on		•	
and a	mended on		if applicable), filed on 07 / 0	7 / 1999	•	
intern	national (PCT) applicat s amended on <u>21</u>	ion No. <u>PCT/JP99/0366</u> 04 / 2000 (if applicabl	hled on <u>"" "</u>			
		•				
		inderstand the contents of the	e above-identifie	d specification, including	the claims, as amended by any	
amendment referred to abov I acknowledge th		mation which is known to be	material to the	patentability of this applic	cation in accordance with Title 37,	
Code of Federal Regulations	s, §1.56.					
I hereby claim for listed below and have also is which priority is claimed.	oreign priority benefits dentified below any for	under Title 35, United States eign application for patent or	Code, §119 of a inventor's certif	ny foreign application(s) : icate having a filing date	for patent or inventor's certificate before that of the application on	
Prior Foreign Application	(s)				Priority Claimed	
Pat. Appln. No	. 10-192992	Japan	08 / 07	/ / 1998	X Yes D No	
(Number)		(Country)	(D	ay/Month/Year Filed)	——————————————————————————————————————	
					□ Yes □ No	
(Number)		(Country)	(D	ay/Month/Year Filed)		
					D Yes D No	
(Number)		(Country)	(D	ay/Month/Year Filed)		
application.					T International filing date of this	
(Application N	lumber)	(Filing Date) (St		(Status - Patent	Status - Patented, Pending, Abandoned)	
(Application Number)		(Filing Date)	iling Date) (Status - Patented, Pe		ed, Pending, Abandoned)	
Office connected therewith: Stein, Reg. No. 40,828; Mic	James F. Boyle, Reg. chael J. Gratz, Reg. No. to James F. Boyle at to: James F. Boyle at to: James F. Boyle BOYLE FREDI 250 Plaza, Suite 250 East Wiscon	No. 33,653; Timothy E. New 39,693; Matthew M. Eslami lephone number (414) 225-97 RICKSON ZIOLKOWSKI S.C. 1030 nsin Avenue	holm, Reg. No , Reg. No. 45,48 755, facsimile nu	<u>34,40</u> 0; Timothy J. Ziolko <u>8.</u>	ess in the Patent and Trademark wski, Reg. No. 38,368; David D.	
	Milwaukee, Wis	sconsin 53202				
be true; and further that thes	that all statements mad	e herein of my own knowledg	ge are true and th	at all statements made on	information and belief are believe	
	er Section 1001 of Title	e with the knowledge that will	liful false statem	ents and the like so made villful false statements ma	are punishable by fine or y jeopardize the validity of the	
Full name of sole or f	er Section 1001 of Title sued thereon.	e with the knowledge that wi 18 of the United States Code	liful false statem e and that such w	ents and the like so made villful false statements ma	are punishable by fine or y jeopardize the validity of the	
	er Section 1001 of Title sued thereon.	e with the knowledge that wi 18 of the United States Code en name, family name)	liful false stateme and that such w	villful false statements ma	y jeopardize the validity of the	
Inventor's signature: _	er Section 1001 of Title sued thereon. First inventor (give Kiyotik	e with the knowledge that wi 18 of the United States Code en name, family name)	liful false stateme and that such w	villful false statements ma <u>ka TSUKADA</u> Date: <u>I</u>	y jeopardize the validity of the	
	er Section 1001 of Title sued thereon. First inventor (give <u> </u>	e with the knowledge that wi 18 of the United States Code en name, family name)	Ilful false stateme and that such we Kiyota	villful false statements ma	December 13, 2000	

Inventor(s):

JW

Full name of second join	int inventor, if any (given name, fam	ily name): Masaru TAKADA
Inventor's signature:	Masan Takada.	Date: December 13, 2000
Residence:	Oqaki-shi- Japan	Citizenship: Japan Jex
Post Office Address:	c/o IBIDEN CO., LTD.	Citizenship: Japan 2-1, Kanda-cho, Ogaki-shi,
	Gifu 503-0917 Japan	

SEE ATTACHED SUPPLEMENTAL SHEET

SUPPLEMENTAL SHEET

ADDITIONAL JOINT INVENTOR

	Name: Kenji	CHIHARA		Citizen	of:	Japan	
2W	Residing at	: Ogaki-sl	ni, Japan	-01-			
<i>)</i>	Post Office	Address:	c/o IBIDEN C	o., LTD.	- 2-1,	Kanda-cho,	Ogaki—shi,
		3-0917 Japai				JP4	
	Signature:_	Henji	Chihara	. D	ate:_	December 13	, 2000

Page 3 of 3